Figure 26:
DSP Builder Design flow for Altera FPGAs.
