512312.fig.0026
Figure 26: DSP Builder Design flow for Altera FPGAs.