639747.fig.006a
(a)
639747.fig.006b
(b)
Figure 6: Implementation of circuit to generate F1 and F1.