Linearity Analysis on a Series-Split Capacitor Array for High-Speed SAR ADCs

Figure 1

Simplified block diagram of an SAR ADC architecture.