Linearity Analysis on a Series-Split Capacitor Array for High-Speed SAR ADCs

<table>Behavioral simulation of 1000 Monte Carlo SNDR versus the different bits distribution of MSB and LSB arrays.</table>

VLSI Design

Figure 4: Linearity Analysis on a Series-Split Capacitor Array for High-Speed SAR ADCs 