Research Article

Linearity Analysis on a Series-Split Capacitor Array for High-Speed SAR ADCs

Figure 5

Behavioral simulation of 1000 Monte Carlo SNDR versus the percentage of the top-plate parasitic capacitance β for the SSC array at 8 bit level.
706548.fig.005