Journals
Publish with us
Publishing partnerships
About us
Blog
VLSI Design
Table of Contents
Special Issues
VLSI Design
/
2010
/
Article
/
Fig 5
/
Research Article
Linearity Analysis on a Series-Split Capacitor Array for High-Speed SAR ADCs
Figure 5
Behavioral simulation of 1000 Monte Carlo SNDR versus the percentage of the top-plate parasitic capacitance
β
for the SSC array at 8 bit level.