VLSI Design

Research Article

Implementation of Hardware-Accelerated Scalable Parallel Random Number Generators

Figure 1

HALFGOO (a) and HALFGOE (b) architectures [19].
930821.fig.001a
(a)
930821.fig.001b
(b)