Journals
Publish with us
Publishing partnerships
About us
Blog
VLSI Design
Table of Contents
Special Issues
VLSI Design
/
2010
/
Article
/
Fig 3
/
Research Article
Implementation of Hardware-Accelerated Scalable Parallel Random Number Generators
Figure 3
HACMRG architecture.
