Research Article

A Pipelined and Parallel Architecture for Quantum Monte Carlo Simulations on FPGAs

Figure 1

Data movement in the QMC algorithm.
946486.fig.001