Research Article

A Pipelined and Parallel Architecture for Quantum Monte Carlo Simulations on FPGAs

Figure 2

Top-level Block Diagram.
946486.fig.002