VLSI Design

Research Article

A Pipelined and Parallel Architecture for Quantum Monte Carlo Simulations on FPGAs

Figure 3

Memory Layout.
946486.fig.003