Research Article

A Low-Power Digitally Controlled Oscillator for All Digital Phase-Locked Loops

Figure 11

Failure in phase alignment due to logic blocks between DCO_clock and DCO_output.
946710.fig.0011