]>A Low-Power Digitally Controlled Oscillator for All Digital Phase-Locked Loops : Figure 18
946710.fig.0018
Figure 18: Output clock jitter (DCO @ 700 MHz)