Research Article

A Low-Power Digitally Controlled Oscillator for All Digital Phase-Locked Loops

Figure 9

Block diagram of an ADPLL using the proposed DCO.
946710.fig.009