Advancement in Nanoscale CMOS Device Design En Route to Ultra-Low-Power Applications

Figure 1

Channel length reduces the barrier for the majority of carriers to enter the channel [4].

(a)

(b)