Advancement in Nanoscale CMOS Device Design En Route to Ultra-Low-Power Applications

<table>Schematic log <svg height="14.3875" id="M60" style="vertical-align:-3.25792pt" version="1.1" viewbox="0 0 25.450001 14.3875" width="25.450001" xmlns="http://www.w3.org/2000/svg">
<g transform="matrix(1.25,0,0,-1.25,0,14.3875)">
<g transform="translate(72,-60.49)">
<text transform="matrix(1,0,0,-1,-71.95,63.79)">
<tspan style="font-size: 12.50px; " x="0" y="0">𝐼</tspan>
</text>
<text transform="matrix(1,0,0,-1,-64.82,60.66)">
<tspan style="font-size: 8.75px; " x="0" y="0">O</tspan>
<tspan style="font-size: 8.75px; " x="6.318944" y="0">N</tspan>
</text>
</g>
</g>
</svg>–<svg height="16.625" id="M61" style="vertical-align:-5.04861pt" version="1.1" viewbox="0 0 15.2 16.625" width="15.2" xmlns="http://www.w3.org/2000/svg">
<g transform="matrix(1.25,0,0,-1.25,0,16.625)">
<g transform="translate(72,-58.7)">
<text transform="matrix(1,0,0,-1,-71.95,63.79)">
<tspan style="font-size: 12.50px; " x="0" y="0">𝑉</tspan>
</text>
<text transform="matrix(1,0,0,-1,-64.76,60.66)">
<tspan style="font-size: 8.75px; " x="0" y="0">g</tspan>
</text>
</g>
</g>
</svg>  characteristics to show the factor affecting power consumption [<a href="/journals/vlsi/2011/178516/#B4">4</a>].</table>

VLSI Design

fig11

Figure 11

Figure 11: Advancement in Nanoscale CMOS Device Design En Route to Ultra-Low-Power Applications 