Journals
Publish with us
Publishing partnerships
About us
Blog
VLSI Design
Table of Contents
Special Issues
VLSI Design
/
2011
/
Article
/
Fig 15
/
Review Article
Advancement in Nanoscale CMOS Device Design En Route to Ultra-Low-Power Applications
Figure 15
Simulated delay of a CMOS inverter is shown at nominal
𝑉
d
d
and at 250 mV [
16
].