Advancement in Nanoscale CMOS Device Design En Route to Ultra-Low-Power Applications

<table>Gate-length effect on polydepletion [<a href="/journals/vlsi/2011/178516/#B28">34</a>].</table>

VLSI Design

Figure 26: Advancement in Nanoscale CMOS Device Design En Route to Ultra-Low-Power Applications 