Advancement in Nanoscale CMOS Device Design En Route to Ultra-Low-Power Applications

<table>Static CMOS leakage sources [<a href="/journals/vlsi/2011/178516/#B33">12</a>].</table>

VLSI Design

Figure 7: Advancement in Nanoscale CMOS Device Design En Route to Ultra-Low-Power Applications 