Journals
Publish with us
Publishing partnerships
About us
Blog
VLSI Design
Table of Contents
Special Issues
VLSI Design
/
2011
/
Article
/
Fig 1
/
Review Article
The Impact of Statistical Leakage Models on Design Yield Estimation
Figure 1
A schematic of an 8T cell/register file. During Read, the read wordline “RWL” turns ON. If the cell storage node is held high, “1”, the read bitline (RBL) is discharged.