A Methodology for Generation of Performance Models for the Sizing of Analog High-Level Topologies

<table>An outline of the methodology; (a) model generation for individual blocks, (b) model generation for a complete system, and (c) high-level topology sizing.</table>

VLSI Design

fig1

Figure 1

Figure 1: A Methodology for Generation of Performance Models for the Sizing of Analog High-Level Topologies 