Journals
Publish with us
Publishing partnerships
About us
Blog
VLSI Design
Table of Contents
Special Issues
VLSI Design
/
2011
/
Article
/
Fig 4
/
Research Article
A Methodology for Generation of Performance Models for the Sizing of Analog High-Level Topologies
Figure 4
An outline of the procedure for generation of training data.
