Journals
Publish with us
Publishing partnerships
About us
Blog
VLSI Design
Table of Contents
Special Issues
VLSI Design
/
2011
/
Article
/
Fig 8
/
Review Article
Shedding Physical Synthesis Area Bloat
Figure 8
A simple example for iterative EVE.
(a)
original logic figure
(b)
slew target 100 ps
(c)
slew target 70 ps
(d)
slew target 30 ps