VLSI Design

Research Article

Buffer Planning for IP Placement Using Sliced-LFF

Figure 2

A Packing error in original LFF.
530851.fig.002a
(a)
530851.fig.002b
(b)