Journals
Publish with us
Publishing partnerships
About us
Blog
VLSI Design
Table of Contents
Special Issues
VLSI Design
/
2011
/
Article
/
Fig 6
/
Research Article
Buffer Planning for IP Placement Using Sliced-LFF
Figure 6
True-deadspace based on the guidance of FV.
