Vertical Gate RF SOI LIGBT for SPICs with Significantly Improved Latch-Up Immunity

<table>2D distribution of electron current along the cross-section of the proposed device in the on state at room temperature.</table>

VLSI Design

Figure 14: Vertical Gate RF SOI LIGBT for SPICs with Significantly Improved Latch-Up Immunity 