Vertical Gate RF SOI LIGBT for SPICs with Significantly Improved Latch-Up Immunity

<table>Independent 2D coordinates for dual trapezoid approximation of pinched P<sup>+</sup> source region.</table>

VLSI Design

Figure 9: Vertical Gate RF SOI LIGBT for SPICs with Significantly Improved Latch-Up Immunity 