Figure 2:
Movement of IP in integrated IP and SoC design flow.