845957.fig.0011
Figure 11: Sizing factor to achieve 20% delay increase as A F 𝑏 increases, the sizing factor of gates 1 and 2 is increased, while the sizing factor of gates 5 and 6 is decreased.