Figure 3:
Example path. Each gate is assigned with logical effort notation, initial input capacitance (
𝐶
0
𝑖
) and sizing factor (
𝑘
𝑖
).
