VLSI Design

Research Article

Wirelength Minimization in Partitioning and Floorplanning Using Evolutionary Algorithms

Figure 2

Representation of a circuit and Directed acyclic graph.
896241.fig.002a
(a)
896241.fig.002b
(b)