Journals
Publish with us
Publishing partnerships
About us
Blog
VLSI Design
Table of Contents
Special Issues
VLSI Design
/
2011
/
Article
/
Fig 3
/
Research Article
Wirelength Minimization in Partitioning and Floorplanning Using Evolutionary Algorithms
Figure 3
Floorplan module.
