Wirelength Minimization in Partitioning and Floorplanning Using Evolutionary Algorithms

Figure 4

Graph representation of the given floorplan module. Polish expression: 76*1+43+2*5+*.