VLSI Design

Research Article

Wirelength Minimization in Partitioning and Floorplanning Using Evolutionary Algorithms

Figure 8

Comparison of MA with GA.
896241.fig.008