VLSI Design

Research Article

Wirelength Minimization in Partitioning and Floorplanning Using Evolutionary Algorithms

Figure 9

Performance of Fast Simulated Annealing.
896241.fig.009