Performance Analysis of High Speed Hybrid CMOS Full Adder Circuits for Low Voltage VLSI Design

Figure 12

(a) MOSCAP Majority Not function layout. (b) Static CMOS bridge (Majority function) layout.

(a)

(b)