Performance Analysis of High Speed Hybrid CMOS Full Adder Circuits for Low Voltage VLSI Design

Figure 13

Design methodologies for Majority-function-based full adder (MajFA1).