Performance Analysis of High Speed Hybrid CMOS Full Adder Circuits for Low Voltage VLSI Design

Figure 14

(a) Majority-function-based full adder (MajFA2). (b) Inverter-based Majority full adder (MajFA3).

(a)

(b)