Performance Analysis of High Speed Hybrid CMOS Full Adder Circuits for Low Voltage VLSI Design

Figure 17

General structure of proposed XOR-XNOR-based adder.