Performance Analysis of High Speed Hybrid CMOS Full Adder Circuits for Low Voltage VLSI Design

Figure 18

XOR- (3T-) based design 1 full adder.