Performance Analysis of High Speed Hybrid CMOS Full Adder Circuits for Low Voltage VLSI Design

Figure 19

XOR-XNOR- (3T-) based design 2 full adder.