Performance Analysis of High Speed Hybrid CMOS Full Adder Circuits for Low Voltage VLSI Design

Figure 20

Majority-function-based adder design 1 (PMajFA1).