Performance Analysis of High Speed Hybrid CMOS Full Adder Circuits for Low Voltage VLSI Design

Figure 23

(a) Delay (ps) of XOR-XNOR-based adders. (b) Power (𝜇W) XOR-XNOR-based adders.

(a)

(b)