Performance Analysis of High Speed Hybrid CMOS Full Adder Circuits for Low Voltage VLSI Design

Figure 24

(a) Delay of Majority-function-based full adder circuits. (b) Power of Majority-function-based full adder circuits.

(a)

(b)