Performance Analysis of High Speed Hybrid CMOS Full Adder Circuits for Low Voltage VLSI Design

Figure 27

(a) Layout of design 1 (13T) full adder cell. (b) Layout of design 2 (16T) full adder cell.

(a)

(b)