Low Cost Design of a Hybrid Architecture of Integer Inverse DCT for H.264, VC-1, AVS, and HEVC

<table>(a) Serial to parallel converter with shifting; (b) output wrapper (<svg height="15.45" id="M163" style="vertical-align:-3.43843pt" version="1.1" viewbox="0 0 19.950001 15.45" width="19.950001" xmlns="http://www.w3.org/2000/svg" xmlns:xlink="http://www.w3.org/1999/xlink">
<g transform="matrix(.017,-0,0,-.017,.062,11.112)"><path d="M619 482q0 -69 -40.5 -119t-96 -72.5t-118.5 -26.5h-44l-70 20l-31 -151q-14 -67 0.5 -83t89.5 -22l-5 -28h-287l8 28q65 7 81.5 22t29.5 83l79 398q12 56 0.5 70.5t-78.5 20.5l7 28h255q108 0 164 -43t56 -125zM524 478q0 141 -146 141q-25 0 -47 -8q-16 -6 -20.5 -13.5
t-10.5 -39.5l-43 -241q37 -13 83 -13q67 0 125.5 45t58.5 129z" id="x1D443"></path></g>
<g transform="matrix(.012,-0,0,-.012,10.875,15.187)"><path d="M682 629q-1 -16 -1.5 -72t-2.5 -86l-31 -4q-5 92 -51 129t-139 37q-100 0 -177 -49t-116 -125t-39 -162q0 -122 66 -201t182 -79q83 0 137 42.5t112 128.5l26 -15q-12 -31 -42.5 -88t-45.5 -75q-139 -27 -199 -27q-148 0 -243 81.5t-95 226.5q0 173 129.5 274.5
t325.5 101.5q114 0 204 -38z" id="x1D436"></path></g>
</svg>  block).</table>

VLSI Design

fig2

Figure 2

Figure 2: Low Cost Design of a Hybrid Architecture of Integer Inverse DCT for H.264, VC-1, AVS, and HEVC 