Journals
Publish with us
Publishing partnerships
About us
Blog
VLSI Design
Table of Contents
Special Issues
VLSI Design
/
2012
/
Article
/
Fig 5
/
Research Article
9T Full Adder Design in Subthreshold Region
Figure 5
Power-delay product with increasing operating frequency at 0.3 V Input voltage and supply voltage.