Research Article

9T Full Adder Design in Subthreshold Region

Figure 6

Power-delay product with varying temperature at 0.3 V input voltage and supply voltage.
248347.fig.006