Automatic Generation of Optimized and Synthesizable Hardware Implementation from High-Level Dataflow Programs

Figure 12

MPEG 4 SP architecture.