VLSI Design

Research Article

Automatic Generation of Optimized and Synthesizable Hardware Implementation from High-Level Dataflow Programs

Figure 16

LAR baseline developed model.
298396.fig.0016