A Graph-Based Approach to Optimal Scan Chain Stitching Using RTL Design Descriptions

Figure 2

Two use cases for variables in VHDL.